Build1 distinct publisher3 min readUpdated
A 7B model split across Iowa and Oregon on free T4s went from 4.92 to 28.10 tokens per second. Most of the gain came from a drafter that stopped launching kernels one at a time.
The Engineer · Build desk

Compiled by The EngineerSomething wrong?How this is made
Run the arithmetic on the round rather than the token and the numbers get more interesting than the headline. At 28.10 TPS with 4.07 tokens committed per accepted round trip [2][8], a round lasts about 145ms [4]. Eighty-six of those milliseconds are wire [6] and 25 are the draft model [14], which leaves roughly 34ms for the 7B verification slice on Node 1 and every other cost in the loop [4]. Do the same sum for the eager-mode configuration the author reports at 14.3 TPS [9] and the round is 285ms, of which 86ms is wire and 112ms is drafting [12], leaving 87ms of residual [5].
Those two residuals do not match. The graph capture removed 87ms of drafting per round, but round time fell by 140ms [6]. Fifty-three milliseconds came off something the writeup does not itemise [6]. Part of that is probably the mixing of peak throughput figures with an average acceptance rate, which is the weakest joint in the measurement, and it is the first thing worth pinning down before anyone treats 28.10 as reproducible.
The mechanism behind the drafter fix does check out, though, and it checks out almost exactly. Eight candidate tokens meant eight forward passes of roughly 1,500 kernels each [10], so about 12,000 launches per round; at the 8 to 10 microseconds Python needs to issue each one [11], that is 96 to 120ms of pure launch overhead [8]. The reported 112ms draft phase [12] sits inside that bracket, which means the draft phase was essentially all bookkeeping and none of it compute. A 65% GPU idle rate [12] is the same fact seen from the other side.
Which reframes what the network was ever costing. At the 4.92 TPS baseline [5], a token takes 203ms and the 86ms round trip is 42% of it [3]. Amortised over 4.07 accepted tokens, the same round trip costs 21ms per token [2]. After that, the Python launch overhead in the drafter was larger than the entire Iowa-to-Oregon-to-Ohio path [8][6]. The interesting engineering conclusion is not that the WAN turned out to be survivable; it is that a 2,000km hop and a t3.micro relay [4] were quietly cheaper than a for-loop in the same process.
The ceiling that remains is arithmetic, not effort. At 86ms per round trip and 4.07 tokens accepted, the network alone caps this topology at 47.3 TPS [7], and 28.10 is 59% of that [7]. Nothing done to the drafter moves that number. Raising it means a higher acceptance rate, a larger draft window, or fewer hops between the two shards.
The cost of the trick is a memory contract that transformers does not honour by default. CUDA graphs capture fixed addresses, and HuggingFace's DynamicCache calls torch.cat at every token step, allocating a fresh buffer that the graph never learned about [15][16]. The failure signature the author describes is repeated output, not a crash [15], which is the expensive kind: it looks like a sampling problem. Holding it together took StaticCache, in-place tensor mutation, manual position_ids updates, and an in-place KV rewind for rejected drafts [17]. That is four places where a library upgrade can silently reintroduce a stale pointer.
Follow any of these and your For You feed starts watching them — no settings page required.
Ranked by verification strength, evidence, and original report placement.
ShardFlow v2.1 reaches 28.10 TPS peak on Qwen2.5-7B across two separate cloud regions over WAN.
The project runs on free Kaggle T4 notebooks, an AWS EC2 t3.micro relay, and the public internet, with no A100s and no private datacenter network.
A 7B parameter model in FP16 needs roughly 15 GB of VRAM; a single Kaggle T4 has 16 GB, leaving nothing for a KV cache.
Node 0 in Iowa handles layers 0 to 14, Node 1 in Oregon handles layers 14 to 28 plus the LM head and final verification, and they communicate through a TCP relay on an EC2 t3.micro in Ohio.
Baseline throughput for the two-node tensor-parallel setup with no optimisations was 4.92 TPS.
Evidence-backed comparisons of source perspectives and observed adoption signals. Read the methodology
Which Builder, Operator, and Investor concerns the observed source mix emphasized—not a truth score.
Evidence, demonstrated adoption, hype gap, incentives, and confidence are assessed independently, each on its own current evidence. How these are measured.
Internally consistent single self-report, no external verification
Every figure comes from one first-person dev.to post with no independent measurement, no run counts, and no peak-versus-average methodology. What raises it above the floor is unusual internal consistency: the post's own kernel-launch arithmetic (~12,000 launches at 8-10us = 96-120ms) brackets its reported 112ms draft phase, the RTT and acceptance-rate figures reconcile with the throughput numbers, and the mechanism (CUDA Graph capture invalidated by DynamicCache reallocation) is specific and falsifiable. What holds it down is the unexplained residual: ~34ms per round at peak and ~53ms of the 140ms round-time improvement are unaccounted for.
One hobby project, repo clones only
Adoption evidence is limited to an open-source release with reproduction instructions and an author-reported 583 clones. Clones are a weak interest signal, not usage: no reproduced benchmark from another party, no deployment, no dependent project, and no user is named. The extra Qwen2.5-14B NF4 run is additional self-testing by the same author, not third-party adoption.
Mildly overstated headline, well-grounded mechanism
Positive but modest. The framing leans on peak numbers and a 5.71x multiple from an unverified single run, and the title's 'the WAN was not the bottleneck' is stronger than the data supports given the network still consumes 86ms of a ~145ms round and caps the topology near 47 TPS. Against that, the post is unusually candid about its own limits: it names the free-tier hardware, admits the wrong initial assumption, describes the failure mode in detail, and invites contradicting numbers. The gap is in presentation and unaccounted residual, not in the substance of the CUDA Graph finding.
Self-promotional build log with an explicit sponsorship ask
The author is reporting on their own project, on a self-publishing developer platform, with an explicit ask ('v3 is whenever someone sponsors me actual GPUs') and a highlighted clone count. That is a clear incentive toward favourable, peak-oriented numbers. It is partly offset by the absence of a commercial product, license or pricing angle, and by the reproduction instructions that expose the claims to being checked.
Mechanism credible, numbers unconfirmed
Confidence is limited by structure: one publisher, one self-interested author, zero corroboration, and no disclosed measurement methodology. The qualitative finding that Python kernel-launch overhead dominated the draft phase is well argued and internally checkable, so it deserves moderate belief; the specific throughput figures deserve considerably less until someone reproduces them on other hardware.
build
Dual 3090s, no NVLink: the serving stack broke long before the model did1 distinct publisher
build
1,500 submissions in 14 days: what a 12th-place GPU kernel says about agent loops1 distinct publisher
build
Base Compute hands kernel tuning to agents; the carryover claim is the unmeasured part1 distinct publisher
security
Intel's 72 CVEs land in firmware, drivers and the AI tooling stack; AMD adds a dozen1 distinct publisher
Distinct publishers with included, body-backed reporting in this cluster.
dev.to
1 article · August 23, 2026