Skip to content

Build2 publishers3 min readPublished

Positron's $875M round lands under four months before Asimov's tapeout target

Positron says the money covers a TSMC N3P tapeout by the end of 2026, a new 2MW engineering data center and a production ramp in the second half of 2027. The larger of the round's two tranches is described as up to $500 million.

The Engineer · Build desk

Illustration accompanying Positron's $875M round lands under four months before Asimov's tapeout target

What happened

  • Positron AI said it raised $875 million at a $5 billion post-money valuation to move Asimov, its next-generation inference processor, from design into silicon.
  • The round is two tranches: a $375 million Series C priced at $3.5 billion pre-money, and a Series C-1 of up to $500 million led by NEA and Jim Clark.
  • Positron is targeting tapeout by the end of 2026 and production in the second half of 2027, and the company says Asimov has not yet reached silicon.
  • Titan, the system built from four to eight Asimov chips, is being designed for models above 16 trillion parameters and context windows beyond 10 million tokens.
  • Positron says more than 50 racks of Atlas, its first-generation inference system, had been deployed at Oracle Cloud Infrastructure by August 2026.

Compiled by The EngineerSomething wrong?How this is made

Why it matters

  • decision A team shortlisting non-Nvidia inference silicon this year is deciding about Atlas. Asimov cannot be evaluated on measured parts until production opens in the second half of 2027.
  • exposure The tranche capped at $500 million is the part of the round that has to arrive for the production ramp to be funded at the announced size. Buyers negotiating 2027 delivery are exposed to whether it fills.
  • constraint Skipping HBM and CoWoS takes Positron out of two contested supply queues, and it makes capacity the specification the company publishes. Sizing decode throughput against an HBM part needs a bandwidth number.

The tapeout target is close. Runtimewire dates the announcement to September 10th [2], seven months after Positron's February 2026 round [9]; from September 10 to the end of the year is 112 days [21]. The Economic Times reported that the proceeds will fund the final design stage of Asimov [7], which fits a schedule that tight. Positron says the round also covers the N3P tapeout itself and Titan's production ramp, plus a new engineering data center of more than 2 megawatts [3].

PitchBook put the February valuation at $1.06 billion [8], so the new mark is about 4.7 times that [27]. The first tranche, $375 million at $3.5 billion pre-money, puts the company at $3.875 billion post [6][22]. Reaching the stated $5 billion with a second tranche of $500 million implies a pre-money near $4.5 billion for the C-1 [23], a step-up of roughly $625 million between the two checks [33]. The Economic Times describes that tranche as up to $500 million, so the headline $875 million assumes it fills to its cap [6][26].

Qatar Investment Authority, Cisco Investments and Naver Ventures were among the additional investors [19]. The new directors are Forest Baskett of NEA, Gavin Baker of Atreides Management, Thomas Jermoluk of the Jim Clark Office and Dylan Patel, who founded SemiAnalysis [18].

Each Asimov chip is specified at between 288GB and 2,304GB of memory [10]. Eight chips at the top of that range is 18,432GB in one Titan node [24]. Divide that by 16 trillion parameters and you get about 1.15 bytes per parameter [25], and the key-value cache for a 10-million-token context has to come out of the same pool. The 16-trillion-parameter figure therefore describes the largest build, running weights at roughly a byte each.

Positron uses commodity LPDDR5X in place of high-bandwidth memory and advanced CoWoS packaging [13]. That keeps Positron clear of two of the tightest queues in the chain. Positron argues the approach delivers more usable memory capacity, lower power consumption and better inference economics without customers rebuilding data centers around unusually dense liquid-cooled racks [14]. For that to hold on a given serving workload, the workload has to be capacity-bound. Both write-ups leave out the per-chip bandwidth figure [32], and for a memory-bound decode step bandwidth is what sets tokens per second once the weights are resident.

Atlas is what a buyer can measure this year. Positron shipped its first Atlas customer server in August 2024, according to its own timeline [16], and names Cloudflare and Parasail as customers or evaluation partners [17]. Runtimewire writes that the $5 billion valuation rests on Asimov reaching silicon on schedule and proving its economics on real workloads [31].

What to watch

  • Whether Positron confirms an Asimov tapeout on or before December 31, 2026, and on N3P as stated.
  • Whether the Series C-1 closes at the full $500 million or below its cap.
  • A published per-chip bandwidth figure for Asimov. Buyers cannot compare decode throughput against an HBM part without it.
Loading claim ledger
Loading source directory links
Loading share composer
Loading topic controls
Loading related stories