Build1 distinct publisher3 min readUpdated
A dev.to guide argues local LLM capacity planning collapses into one napkin equation. Run it first and the hardware shortlist writes itself, tier names and all.
The Engineer · Build desk

Compiled by The EngineerSomething wrong?How this is made
A guide published on dev.to reduces local LLM capacity planning to a single line of arithmetic: memory consumed is proportional to parameter count, scaled by how many bits you store each weight in, plus the KV cache and the running application, all of which live in the same memory [1][2]. That matters for a 2026 buy because it converts a shopping decision into a pass/fail fit test, and per the guide a model either fits in your VRAM or it does not [3].
Start with the precision ladder. At 16-bit, a 7B model needs about 14GB for weights alone [4]. Each step down in precision roughly halves memory while adding some quantization error [5], which puts the same 7B model near 3.5GB at 4-bit [1] and inside a mainstream 8GB card [6]. The 4-bit GGUF format is the de facto standard for local inference, and the guide treats Q4 as the community baseline, with anything below it worth doing only when the alternative is not running the model at all [7][8].
The interesting arithmetic starts at 70B. At Q4 that is roughly 40GB of weights [9], which works out to about 0.57 bytes per parameter in practice rather than the theoretical 0.5 [2], plus several more gigabytes for a reasonable context window [10]. Against the current consumer flagship, an RTX 5090 with 32GB of GDDR7 [11], the weights alone are about 8GB short before you budget any context [3]. The guide's conclusion follows: the 5090 handles 7B, 14B and 32B comfortably at Q4, but 70B only fits at Q3 or smaller [12]. A single 24GB card rarely runs a 70B comfortably without aggressive quantization or a short context [13].
Above that line there are three routes, and they price differently in money, complexity and speed [14]. Two RTX 4090s give 48GB combined, enough for a 70B at Q4 [15], or 24GB per card [4], but it requires motherboard support, a high-wattage power supply, and a runtime such as vLLM to shard the model [16]. Unified memory buys capacity instead: Apple's Mac Studio M5 Ultra goes to 192GB shared between CPU and GPU [17], six times the 5090's pool [5], and can run 120B-plus models natively [18]. It pays for that in bandwidth, at 819 GB/s against 1,792 GB/s [19], a gap of roughly 2.2x [6] that directly caps tokens per second [20]. The appliance route is NVIDIA's DGX Spark, 128GB of unified memory at $4,699 [21], about $37 per gigabyte of addressable model space [7].
The load-bearing term is the one most guides skip. The KV cache holds every token in your prompt and every token generated so far [22], and the guide is explicit that this is why a "40GB for a 70B" plan falls apart in practice [23]. It scales with context length, so the honest input to the equation is not the model card, it is your real context window under your real workload.
What to watch: whether 32GB stays the consumer ceiling, since that number alone decides the Q4-versus-Q3 question at 70B [12]. And before signing off on multi-GPU, measure your KV cache at production context length. The difference between 40GB of weights and a working system is entirely in that term.
Follow any of these and your For You feed starts watching them — no settings page required.
Ranked by verification strength, evidence, and original report placement.
The guide states that the context window, KV cache and the running application all live in the same memory as the weights, making the 'realistic total' more important than raw weight size.
Quantization is how a 7B model fits into a mainstream 8GB card; the same 7B model is unfittable on most consumer cards at FP16 but comfortable on an 8GB card at Q4.
A 70B model at Q4 needs roughly 40GB of weights.
The guide says the RTX 5090's 32GB is the dividing line: it comfortably handles 7B, 14B and even 32B models at Q4, but a 70B model only fits at Q3 or smaller, with Q4 70B requiring two cards or a workstation part.
Two RTX 4090s give 48GB of combined VRAM, which fits a 70B model at Q4.
The multi-GPU route requires motherboard support, a high-wattage power supply, and a runtime such as vLLM to shard the model across cards.
Evidence-backed comparisons of source perspectives and observed adoption signals. Read the methodology
Which Builder, Operator, and Investor concerns the observed source mix emphasized—not a truth score.
Evidence, demonstrated adoption, hype gap, incentives, and confidence are assessed independently, each on its own current evidence. How these are measured.
Internally consistent arithmetic, one unverified source
The central equation and its worked examples are self-consistent and independently checkable (2 bytes x 7B = 14GB; 40GB of Q4 weights over a 32GB pool), which is real evidentiary strength. But everything rests on one how-to article from a single publisher: no vendor documentation, benchmark, or measured run corroborates the hardware specifications, the Q4 quality-parity assertion, or the bandwidth-to-throughput mechanism, and the 70B figure implies ~0.57 bytes/parameter rather than the theoretical 0.5 without explanation.
Hardware tiers catalogued, usage unquantified
There is thin but real adoption signal: specific shipping hardware with a disclosed price ($4,699 for 128GB DGX Spark) and stated consumer capacity ceilings, plus the assertion that 4-bit GGUF is the community default for local inference. Nothing quantifies uptake — no download counts, deployment numbers, survey data or user reports — so the practice of Q4 local inference is described as widespread rather than shown to be.
Determinism oversold relative to its own caveats
Modestly overstated. The framing promises that capacity planning collapses into one napkin equation with a binary fit answer, yet the same article shows the footprint is dynamic (usable VRAM shrinks with conversation length; fine at 2K, OOM at 32K), omits CPU/RAM offload entirely, and rounds 70B Q4 weights to a figure above the theoretical bytes-per-parameter floor. Capability and quality claims — 120B-plus models natively, Q4 indistinguishable on everyday tasks, bandwidth directly capping tokens per second — arrive without a single measurement. The underlying arithmetic is sound, so the gap is framing inflation rather than a false core.
Tutorial funnels readers to publisher-side calculator
The article is a community how-to that routes readers to its own Context Window Calculator tool as the recommended way to size context budgets before buying hardware, giving the author a direct interest in framing VRAM planning as a calculation problem that a calculator solves. It also positions itself against 'almost every guide' that stops at weight size, an attention-seeking differentiation. No vendor sponsorship, affiliate disclosure or commercial relationship is disclosed or evident, and the hardware coverage spans competing vendors rather than favouring one, so the incentive is moderate audience-and-tool promotion rather than paid placement.
Low: one publisher, no corroboration
Confidence is limited by cluster structure rather than by contradiction: a single publisher and single article supply all claims, so nothing here is cross-checked. Confidence is raised somewhat by the fact that the load-bearing claims are arithmetic that can be verified on its face and that the article's tier conclusions follow from its own figures, and lowered by uncorroborated hardware specifications, absent measurements, and a disclosed-only-by-implication promotional interest.
build
Unsloth's 10% quant claim is really about which machines can run a 27B model1 distinct publisher
build
One DGX Spark, four Macs, and an attempt to turn token billing into a capital purchase1 distinct publisher
leadership
You Procured Qwen. Your Edge Boxes Are Running Somebody Else's File.1 distinct publisher
build
Ornith-1.0's benchmarks are fine. Ollama can't parse its tool calls.1 distinct publisher
Distinct publishers with included, body-backed reporting in this cluster.
dev.to
1 article · August 16, 2026