Static instruction scheduling

Walking the stall counter down puts SM120's fixed-latency window at four cycles

A dev.to microbenchmark hand-encodes SASS control words on SM120 and shrinks each stall until the consumer reads stale data; interleaving independent pairs then spreads the same four cycles across more producers.