KV cache and attention geometry

A Pallas kernel tiled for TPU VMEM splits one Gemma 4 port into two checkpoints

One hand-written JAX port runs on TPU v5e, v6e and a Turing T4G, but the quantized fast path stays on TPU and the compute dtype has to be read off the live device, because neither leak ever shows up as red in a log.